


## AMI5HG 0.5 micron CMOS Gate Array

### Description

AA2x is a family of 2-input gates which perform the logical AND function.

Logic Symbol	Truth Table															
 	<table border="1"> <thead> <tr> <th>A</th> <th>B</th> <th>Q</th> </tr> </thead> <tbody> <tr> <td>L</td> <td>L</td> <td>L</td> </tr> <tr> <td>L</td> <td>H</td> <td>L</td> </tr> <tr> <td>H</td> <td>L</td> <td>L</td> </tr> <tr> <td>H</td> <td>H</td> <td>H</td> </tr> </tbody> </table>	A	B	Q	L	L	L	L	H	L	H	L	L	H	H	H
A	B	Q														
L	L	L														
L	H	L														
H	L	L														
H	H	H														

### HDL Syntax

Verilog ..... AA2x *inst\_name* (Q, A, B);  
 VHDL..... *inst\_name*: AA2x port map (Q, A, B);

### Pin Loading

Pin Name	Equivalent Loads			
	AA21	AA22	AA24	AA26
A	1.0	1.0	2.1	2.1
B	1.0	1.0	2.1	2.1

### Size And Power Characteristics

Cell	Equivalent Gates	Power Characteristics <sup>a</sup>	
		Static $I_{DD}$ ( $T_J = 85^\circ C$ ) (nA)	EQL <sub>pd</sub> (Eq-load)
AA21	2.0	TBD	2.8
AA22	2.0	TBD	3.9
AA24	4.0	TBD	7.0
AA26	5.0	TBD	10.5

a. See page 2-15 for power equation.

## AMI5HG 0.5 micron CMOS Gate Array

### Propagation Delays (ns)

Conditions:  $T_J = 25^\circ\text{C}$ ,  $V_{DD} = 5.0\text{V}$ , Typical Process

Number of Equivalent Loads		1	4	8	13	17 (max)
AA21	From: Any Input	$t_{PLH}$	0.27	0.36	0.49	0.64
	To: Q	$t_{PHL}$	0.22	0.33	0.46	0.61
Number of Equivalent Loads		1	8	15	22	30 (max)
AA22	From: Any Input	$t_{PLH}$	0.31	0.43	0.53	0.63
	To: Q	$t_{PHL}$	0.26	0.39	0.48	0.57
Number of Equivalent Loads		1	14	28	42	56 (max)
AA24	From: Any Input	$t_{PLH}$	0.30	0.41	0.49	0.57
	To: Q	$t_{PHL}$	0.21	0.33	0.44	0.54
Number of Equivalent Loads		1	21	42	62	83 (max)
AA26	From: Any Input	$t_{PLH}$	0.34	0.47	0.55	0.64
	To: Q	$t_{PHL}$	0.26	0.39	0.50	0.60

Delay will vary with input conditions. See page 2-17 for interconnect estimates.