# **General Purpose Transistors** NPN Silicon

COLLECTOR BASE

EMITTER

# MAXIMUM RATINGS

Rating	Symbol	Value	Unit	
Collector-Emitter Voltage	VCEO	45	Vdc	
Collector-Base Voltage	V <sub>CBO</sub>	45	Vdc	
Emitter-Base Voltage	V <sub>EBO</sub>	5.0	Vdc	
Collector Current — Continuous	IC	200	mAdc	



BCX70GLT1

BCX70JLT1

BCX70KLT1

CASE 318-08, STYLE 6 SOT-23 (TO-236AB)

#### THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation FR-5 Board <sup>(1)</sup> T <sub>A</sub> = 25°C	PD	225	mW
Derate above 25°C		1.8	mW/°C
Thermal Resistance, Junction to Ambient	$R_{\theta JA}$	556	°C/W
Total Device Dissipation Alumina Substrate,(2) $T_A = 25^{\circ}C$	PD	300	mW
Derate above 25°C		2.4	mW/°C
Thermal Resistance, Junction to Ambient	$R_{ hetaJA}$	417	°C/W
Junction and Storage Temperature	TJ, Tstg	-55 to +150	°C

# **DEVICE MARKING**

BCX70GLT1 = AG; BCX70JLT1 = AJ; BCX70KLT1 = AK

ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS				
Collector-Emitter Breakdown Voltage $(I_{C} = 2.0 \text{ mAdc}, I_{E} = 0)$	V(BR)CEO	45	—	Vdc
Emitter-Base Breakdown Voltage $(I_E = 1.0 \ \mu Adc, I_C = 0)$	V(BR)EBO	5.0	_	Vdc
Collector Cutoff Current ( $V_{CE} = 32 \text{ Vdc}$ ) ( $V_{CE} = 32 \text{ Vdc}$ , $T_A = 150^{\circ}\text{C}$ )	ICES		20 20	nAdc μAdc
Emitter Cutoff Current ( $V_{EB} = 4.0 \text{ Vdc}, I_{C} = 0$ )	IEBO	_	20	nAdc

1. FR–5 = 1.0  $\times$  0.75  $\times$  0.062 in.

2. Alumina = 0.4  $\times$  0.3  $\times$  0.024 in. 99.5% alumina.

Thermal Clad is a trademark of the Bergquist Company



ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise noted) (Continued)

Characteristic		Symbol	Min	Max	Unit
ON CHARACTERISTICS					
DC Current Gain (I <sub>C</sub> = 10 $\mu$ Adc, V <sub>CE</sub> = 5.0 Vdc)	BCX70G BCX70J BCX70K	hFE	 40 100		_
$(I_{C} = 2.0 \text{ mAdc}, V_{CE} = 5.0 \text{ Vdc})$	ВСХ70G ВСХ70Ј ВСХ70К		120 250 380	220 460 630	
(I <sub>C</sub> = 50 mAdc, $V_{CE}$ = 1.0 Vdc)	BCX70G BCX70J BCX70K		60 90 100		
Collector-Emitter Saturation Voltage ( $I_C = 50 \text{ mAdc}, I_B = 1.25 \text{ mAdc}$ ) ( $I_C = 10 \text{ mAdc}, I_B = 0.25 \text{ mAdc}$ )		V <sub>CE(sat)</sub>		0.55 0.35	Vdc
Base-Emitter Saturation Voltage ( $I_C = 50 \text{ mAdc}, I_B = 1.25 \text{ mAdc}$ ) ( $I_C = 50 \text{ mAdc}, I_B = 0.25 \text{ mAdc}$ )		V <sub>BE(sat)</sub>	0.7 0.6	1.05 0.85	Vdc
Base-Emitter On Voltage (I <sub>C</sub> = 2.0 mAdc, V <sub>CE</sub> = 5.0 Vdc)		V <sub>BE(on)</sub>	0.55	0.75	Vdc
SMALL-SIGNAL CHARACTERISTICS		•		•	
Current–Gain — Bandwidth Product (I <sub>C</sub> = 10 mAdc, V <sub>CE</sub> = 5.0 Vdc, f = 100 MHz)		fT	125	—	MHz
Output Capacitance ( $V_{CB}$ = 10 Vdc, I <sub>C</sub> = 0, f = 1.0 MHz)		C <sub>obo</sub>	—	4.5	pF
Small–Signal Current Gain (I <sub>C</sub> = 2.0 mAdc, V <sub>CE</sub> = 5.0 Vdc, f = 1.0 kHz)	BCX70G BCX70J BCX70K	h <sub>fe</sub>	125 250 350	250 500 700	_
Noise Figure (I <sub>C</sub> = 0.2 mAdc, V <sub>CE</sub> = 5.0 Vdc, R <sub>S</sub> = 2.0 k $\Omega$ , f = 1.0 kHz,	BW = 200 Hz)	NF	_	6.0	dB
SWITCHING CHARACTERISTICS		· ·		•	
Turn–On Time		ton		150	ns

Turn–On Time (I <sub>C</sub> = 10 mAdc, I <sub>B1</sub> = 1.0 mAdc)	ton	—	150	ns
Turn–Off Time (I <sub>B2</sub> = 1.0 mAdc, V <sub>BB</sub> = 3.6 Vdc, R1 = R2 = 5.0 kΩ, R <sub>L</sub> = 990Ω)	toff	—	800	ns

# EQUIVALENT SWITCHING TIME TEST CIRCUITS



Figure 1. Turn–On Time

Figure 2. Turn–Off Time

### TYPICAL NOISE CHARACTERISTICS

 $(V_{CE} = 5.0 \text{ Vdc}, T_{A} = 25^{\circ}C)$ 



Figure 3. Noise Voltage



NOISE FIGURE CONTOURS

 $(V_{CE} = 5.0 \text{ Vdc}, T_A = 25^{\circ}C)$ 







10 Hz to 15.7 kHz 200 k SOURCE RESISTANCE (OHMS) 100 k 50 k 20 k 10 k 5 k .0 dB 2 k 2.0 dB 1 k 3.0 dB 500 5.0 dB RS, 200 8.0 dB 100 50 10 20 30 50 70 100 200 300 500 700 1 k IC, COLLECTOR CURRENT (µA) Figure 7. Wideband

500 k

Noise Figure is defined as:

$$NF = 20 \log_{10} \left( \frac{e_{n}^{2} + 4KTR_{S} + I_{n}^{2}R_{S}^{2}}{4KTR_{S}} \right)^{1/2}$$

 $e_{n}$  = Noise Voltage of the Transistor referred to the input. (Figure 3)

 $I_n$  = Noise Current of the Transistor referred to the input. (Figure 4)

 $K = Boltzman's Constant (1.38 \times 10^{-23} j/^{\circ}K)$ 

T = Temperature of the Source Resistance ( $^{\circ}K$ )

R<sub>S</sub> = Source Resistance (Ohms)

# **TYPICAL STATIC CHARACTERISTICS**







Figure 12. Temperature Coefficients

## **TYPICAL DYNAMIC CHARACTERISTICS**









Figure 19A.



Figure 20.

#### DESIGN NOTE: USE OF THERMAL RESPONSE DATA

A train of periodical power pulses can be represented by the model as shown in Figure 19A. Using the model and the device thermal response the normalized effective transient thermal resistance of Figure 19 was calculated for various duty cycles.

To find  $Z_{\theta JA(t)},$  multiply the value obtained from Figure 19 by the steady state value  $R_{\theta JA}.$ 

#### Example:

The MPS3904 is dissipating 2.0 watts peak under the following conditions:

 $t_1 = 1.0 \text{ ms}, t_2 = 5.0 \text{ ms}. (D = 0.2)$ 

Using Figure 19 at a pulse width of 1.0 ms and D = 0.2, the reading of r(t) is 0.22.

The peak rise in junction temperature is therefore

 $\Delta T = r(t) \times P_{(DK)} \times R_{\theta JA} = 0.22 \times 2.0 \times 200 = 88^{\circ}C.$ 

For more information, see AN-569.

The safe operating area curves indicate  $I_C-V_{CE}$  limits of the transistor that must be observed for reliable operation. Collector load lines for specific circuits must fall below the limits indicated by the applicable curve.

The data of Figure 20 is based upon  $T_{J(pk)} = 150^{\circ}$ C;  $T_{C}$  or  $T_{A}$  is variable depending upon conditions. Pulse curves are valid for duty cycles to 10% provided  $T_{J(pk)} \le 150^{\circ}$ C.  $T_{J(pk)}$  may be calculated from the data in Figure 19. At high case or ambient temperatures, thermal limitations will reduce the power that can be handled to values less than the limitations imposed by second breakdown.

# INFORMATION FOR USING THE SOT-23 SURFACE MOUNT PACKAGE

#### MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.





### SOT-23 POWER DISSIPATION

The power dissipation of the SOT–23 is a function of the pad size. This can vary from the minimum pad size for soldering to a pad size given for maximum power dissipation. Power dissipation for a surface mount device is determined by  $T_{J(max)}$ , the maximum rated junction temperature of the die,  $R_{\theta JA}$ , the thermal resistance from the device junction to ambient, and the operating temperature,  $T_A$ . Using the values provided on the data sheet for the SOT–23 package,  $P_D$  can be calculated as follows:

$$P_{D} = \frac{T_{J}(max) - T_{A}}{R_{\theta}JA}$$

The values for the equation are found in the maximum ratings table on the data sheet. Substituting these values into the equation for an ambient temperature  $T_A$  of 25°C, one can calculate the power dissipation of the device which in this case is 225 milliwatts.

$$P_{D} = \frac{150^{\circ}C - 25^{\circ}C}{556^{\circ}C/W} = 225 \text{ milliwatts}$$

The 556°C/W for the SOT–23 package assumes the use of the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 225 milliwatts. There are other alternatives to achieving higher power dissipation from the SOT–23 package. Another alternative would be to use a ceramic substrate or an aluminum core board such as Thermal Clad<sup>™</sup>. Using a board material such as Thermal Clad, an aluminum core board, the power dissipation can be doubled using the same footprint.

### SOLDERING PRECAUTIONS

The melting temperature of solder is higher than the rated temperature of the device. When the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. Therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected.

- Always preheat the device.
- The delta temperature between the preheat and soldering should be 100°C or less.\*
- When preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. When using infrared heating with the reflow soldering method, the difference shall be a maximum of 10°C.
- The soldering temperature and time shall not exceed 260°C for more than 10 seconds.
- When shifting from preheating to soldering, the maximum temperature gradient shall be 5°C or less.
- After soldering has been completed, the device should be allowed to cool naturally for at least three minutes. Gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress.
- Mechanical stress or shock should not be applied during cooling.

\* Soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.

#### PACKAGE DIMENSIONS



#### How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447 JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

MFAX: RMFAX0@email.sps.mot.com - TOUCHTONE (602) 244–6609 INTERNET: http://Design-NET.com

 $\Diamond$ 

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298

