

NPN 9 GHz wideband transistors

BFG505; BFG505/X

FEATURES

- High power gain
- Low noise figure
- High transition frequency
- Gold metallization ensures excellent reliability.

APPLICATIONS

RF front end applications in the GHz range, such as analog and digital cellular telephones, cordless telephones (CT1, CT2, DECT, etc.), radar detectors, pagers and satellite TV tuners (SATV).

DESCRIPTION

NPN silicon planar epitaxial transistor in a 4-pin dual-emitter SOT143B plastic package.

MARKING

TYPE NUMBER	CODE
BFG505	%ME
BFG505/X	%MK

PINNING

PIN	DESCRIPTION	
	BFG505	BFG505/X
1	collector	collector
2	base	emitter
3	emitter	base
4	emitter	emitter




Fig.1 Simplified outline SOT143B.

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V_{CBO}	collector-base voltage	open emitter	–	–	20	V
V_{CES}	collector-emitter voltage	$R_{BE} = 0$	–	–	15	V
I_C	collector current (DC)		–	–	18	mA
P_{tot}	total power dissipation	$T_s \leq 130\text{ }^\circ\text{C}$	–	–	150	mW
h_{FE}	DC current gain	$V_{CE} = 6\text{ V}; I_C = 5\text{ mA}$	60	120	250	
C_{re}	feedback capacitance	$V_{CB} = 6\text{ V}; I_C = i_c = 0; f = 1\text{ MHz}$	–	0.2	–	pF
f_T	transition frequency	$V_{CE} = 6\text{ V}; I_C = 5\text{ mA}; f = 1\text{ GHz}$	–	9	–	GHz
G_{UM}	maximum unilateral power gain	$V_{CE} = 6\text{ V}; I_C = 5\text{ mA}; T_{amb} = 25\text{ }^\circ\text{C}; f = 900\text{ MHz}$	–	20	–	dB
		$V_{CE} = 6\text{ V}; I_C = 5\text{ mA}; T_{amb} = 25\text{ }^\circ\text{C}; f = 2\text{ GHz}$	–	13	–	dB
$ S_{21} ^2$	insertion power gain	$V_{CE} = 6\text{ V}; I_C = 5\text{ mA}; T_{amb} = 25\text{ }^\circ\text{C}; f = 900\text{ MHz}$	16	17	–	dB
F	noise figure	$\Gamma_s = \Gamma_{opt}; V_{CE} = 6\text{ V}; I_C = 1.25\text{ mA}; T_{amb} = 25\text{ }^\circ\text{C}; f = 900\text{ MHz}$	–	1.2	1.7	dB
		$\Gamma_s = \Gamma_{opt}; V_{CE} = 6\text{ V}; I_C = 5\text{ mA}; T_{amb} = 25\text{ }^\circ\text{C}; f = 900\text{ MHz}$	–	1.6	2.1	dB
		$\Gamma_s = \Gamma_{opt}; V_{CE} = 6\text{ V}; I_C = 1.25\text{ mA}; T_{amb} = 25\text{ }^\circ\text{C}; f = 2\text{ GHz}$	–	1.9	–	dB

NPN 9 GHz wideband transistors

BFG505; BFG505/X

LIMITING VALUES

In accordance with the Absolute Maximum System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CBO}	collector-base voltage	open emitter	–	20	V
V _{CES}	collector-emitter voltage	R _{BE} = 0	–	15	V
V _{EBO}	emitter-base voltage	open collector	–	2.5	V
I _C	collector current (DC)		–	18	mA
P _{tot}	total power dissipation	T _s ≤ 130 °C; see Fig.2; note 1	–	150	mW
T _{stg}	storage temperature range		–65	150	°C
T _j	junction temperature		–	175	°C

Note


1. T_s is the temperature at the soldering point of the collector pin.

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th j-s}	thermal resistance from junction to soldering point	note 1	290	K/W

Note

1. T_s is the temperature at the soldering point of the collector pin.



NPN 9 GHz wideband transistors

BFG505; BFG505/X

CHARACTERISTICS

$T_j = 25\text{ °C}$ unless otherwise specified.





SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I_{CBO}	collector cut-off current	$V_{CB} = 6\text{ V}; I_E = 0$	–	–	50	nA
h_{FE}	DC current gain	$I_C = 5\text{ mA}; V_{CE} = 6\text{ V};$ see Fig.3	60	120	250	
C_e	emitter capacitance	$I_C = I_c = 0\text{ V}; V_{EB} = 0.5\text{ V}; f = 1\text{ MHz}$	–	0.4	–	pF
C_c	collector capacitance	$V_{CB} = 6\text{ V}; I_E = I_e = 0; f = 1\text{ MHz}$	–	0.3	–	pF
C_{re}	feedback capacitance	$I_C = 0; V_{CB} = 6\text{ V}; f = 1\text{ MHz};$ see Fig.4	–	0.2	–	pF
f_T	transition frequency	$I_C = 5\text{ mA}; V_{CE} = 6\text{ V}; f = 1\text{ GHz};$ see Fig.5	–	9	–	GHz
G_{UM}	maximum unilateral power gain; note 1	$I_C = 5\text{ mA}; V_{CE} = 6\text{ V};$ $T_{amb} = 25\text{ °C}; f = 900\text{ MHz}$	–	20	–	dB
		$I_c = 5\text{ mA}; V_{CE} = 6\text{ V};$ $T_{amb} = 25\text{ °C}; f = 2\text{ GHz}$	–	13	–	dB
$ S_{21} ^2$	insertion power gain	$I_C = 5\text{ mA}; V_{CE} = 6\text{ V};$ $T_{amb} = 25\text{ °C}; f = 900\text{ MHz}$	16	17	–	dB
F	noise figure	$\Gamma_s = \Gamma_{opt}; I_C = 1.25\text{ mA}; V_{CE} = 6\text{ V};$ $T_{amb} = 25\text{ °C}; f = 900\text{ MHz}$	–	1.2	1.7	dB
		$\Gamma_s = \Gamma_{opt}; I_C = 5\text{ mA}; V_{CE} = 6\text{ V};$ $T_{amb} = 25\text{ °C}; f = 900\text{ MHz}$	–	1.6	2.1	dB
		$\Gamma_s = \Gamma_{opt}; I_C = 1.25\text{ mA}; V_{CE} = 6\text{ V};$ $T_{amb} = 25\text{ °C}; f = 2\text{ GHz}$	–	1.9	–	dB
P_{L1}	output power at 1 dB gain compression	$I_C = 5\text{ mA}; V_{CE} = 6\text{ V}; R_L = 50\text{ }\Omega;$ $T_{amb} = 25\text{ °C}; f = 900\text{ MHz}$	–	4	–	dBm
ITO	third order intercept point	note 2	–	10	–	dBm

Notes

- G_{UM} is the maximum unilateral power gain, assuming S_{12} is zero and $G_{UM} = 10 \log \frac{|S_{21}|^2}{(1 - |S_{11}|^2)(1 - |S_{22}|^2)}$ dB.
- $V_{CE} = 6\text{ V}; I_C = 5\text{ mA}; R_L = 50\text{ }\Omega; T_{amb} = 25\text{ °C};$
 $f_p = 900\text{ MHz}; f_q = 902\text{ MHz};$
measured at $2f_p - f_q = 898\text{ MHz}$ and $2f_q - f_p = 904\text{ MHz}.$





NPN 9 GHz wideband transistors

BFG505; BFG505/X





NPN 9 GHz wideband transistors

BFG505; BFG505/X




NPN 9 GHz wideband transistors

BFG505; BFG505/X



NPN 9 GHz wideband transistors

BFG505; BFG505/X





$Z_o = 50 \Omega$.
 $V_{CE} = 6 V$; $I_c = 1.25 mA$; $f = 2000 MHz$.

Fig.13 Noise circle figure.

NPN 9 GHz wideband transistors

BFG505; BFG505/X



NPN 9 GHz wideband transistors

BFG505; BFG505/X




Fig.16 Common emitter reverse transmission coefficient (S_{12}).




Fig.17 Common emitter output reflection coefficient (S_{22}).


NPN 9 GHz wideband transistors

BFG505; BFG505/X

PACKAGE OUTLINE

Plastic surface mounted package; 4 leads

SOT143B



DIMENSIONS (mm are the original dimensions)

UNIT	A	A ₁ max	b _p	b ₁	c	D	E	e	e ₁	H _E	L _p	Q	v	w	y
mm	1.1 0.9	0.1	0.48 0.38	0.88 0.78	0.15 0.09	3.0 2.8	1.4 1.2	1.9	1.7	2.5 2.1	0.45 0.15	0.55 0.45	0.2	0.1	0.1

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT143B						97-02-28

Legal information

Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <http://www.nxp.com>.

Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Contact information

For additional information, please visit: <http://www.nxp.com>

For sales office addresses, send an email to: salesaddresses@nxp.com

Revision history

Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
BFG505_X_N_4	20071122	Product data sheet	-	BFG505_X_3
Modifications:	• Marking table on page 2; changed code			
BFG505_X_3 (9397 750 04348)	19981002	Product specification	-	BFG505XR_CNV_2
BFG505XR_CNV_2	19950901	Product specification	-	BFG505XR_1
BFG505XR_1	19921101	Product specification	-	-

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

founded by

PHILIPS

© NXP B.V. 2007.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 November 2007

Document identifier: BFG505_X_N_4