



## Very Low Power/Voltage CMOS SRAM 128K X 16 bit

**BS616LV2011**


### ■ FEATURES

- Very low operation voltage : 2.4 ~ 5.5V
- Very low power consumption :
  - Vcc = 3.0V      C-grade: 20mA (Max.) operating current  
I-grade: 25mA (Max.) operating current  
0.1uA (Typ.) CMOS standby current
  - Vcc = 5.0V      C-grade: 40mA (Max.) operating current  
I-grade: 45mA (Max.) operating current  
0.6uA (Typ.) CMOS standby current
- High speed access time :
  - 70      70ns (Max.) at Vcc = 3.0V
  - 10      100ns (Max.) at Vcc = 3.0V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin

### ■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED ( ns )	POWER DISSIPATION					PKG TYPE	
				STANDBY (IccSB1, Max)		Operating (Icc, Max)				
				Vcc= 3.0V	Vcc= 3.0V	Vcc= 5.0V	Vcc= 3.0V	Vcc= 5.0V		
BS616LV2011DC									DICE	
BS616LV2011EC	+0° C to +70° C	2.4V ~ 5.5V	70/100	0.7uA	6uA	20mA	40mA		TSOP2-44	
BS616LV2011TC									TSOP1-48	
BS616LV2011AC									BGA-48-0608	
BS616LV2011DI									DICE	
BS616LV2011EI									TSOP2-44	
BS616LV2011TI									TSOP1-48	
BS616LV2011AI									BGA-48-0608	

### ■ PIN CONFIGURATIONS



### ■ DESCRIPTION

The BS616LV2011 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a wide range of 2.4V to 5.5V supply voltage.


Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.1uA and maximum access time of 70/100ns in 3V operation.

Easy memory expansion is provided by an active LOW chip enable(CE), active LOW output enable(OE) and three-state output drivers.

The BS616LV2011 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2011 is available in DICE form, JEDEC standard 44-pin TSOP Type II package , JEDEC standard 48-pin TSOP Type I package and 48-ball BGA package.

### ■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.

## ■ PIN DESCRIPTIONS

Name	Function
<b>A0-A16 Address Input</b>	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
<b>CE Chip Enable Input</b>	$\overline{CE}$ is active LOW. Chip enables must be active when data read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
<b>WE Write Enable Input</b>	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{WE}$ is HIGH and $\overline{OE}$ is LOW, output data will be present on the DQ pins; when $\overline{WE}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
<b>OE Output Enable Input</b>	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{OE}$ is inactive.
<b>LB and UB Data Byte Control Input</b>	Lower byte and upper byte data input/output control pins.
<b>DQ0 - DQ15 Data Input/Output Ports</b>	These 16 bi-directional ports are used to read data from or write data into the RAM.
<b>Vcc</b>	Power Supply
<b>Gnd</b>	Ground

## ■ TRUTH TABLE

MODE	$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	$\overline{LB}$	$\overline{UB}$	DQ0~DQ7	DQ8~DQ15	Vcc CURRENT
Not selected (Power Down)	H	X	X	X	X	High Z	High Z	$I_{CCSB} I_{CCSB1}$
Output Disabled	L	H	H	X	X	High Z	High Z	$I_{CC}$
Read	L	H	L	L	L	Dout	Dout	$I_{CC}$
				H	L	High Z	Dout	$I_{CC}$
				L	H	Dout	High Z	$I_{CC}$
Write	L	L	X	L	L	Din	Din	$I_{CC}$
				H	L	X	Din	$I_{CC}$
				L	H	Din	X	$I_{CC}$

**■ ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
TSTG	Storage Temperature	-60 to +150	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 °C to +70 °C	2.4V ~ 5.5V
Industrial	-40 °C to +85 °C	2.4V ~ 5.5V

**■ CAPACITANCE<sup>(1)</sup> (TA = 25°C, f = 1.0 MHz)**

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT
CIN	Input Capacitance	V <sub>IN</sub> =0V	6	6	pF	
CDQ	Input/Output Capacitance	V <sub>I/O</sub> =0V	8	8	pF	

1. This parameter is guaranteed and not tested.

**■ DC ELECTRICAL CHARACTERISTICS ( TA = 0 to + 70°C )**

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN. TYP. <sup>(1)</sup> MAX.			UNITS
			Vcc=3.0V	-0.5	--	
V <sub>IL</sub>	Guaranteed Input Low Voltage <sup>(2)</sup>		Vcc=5.0V			V
V <sub>IH</sub>	Guaranteed Input High Voltage <sup>(2)</sup>		Vcc=3.0V	2.0	--	Vcc+0.2
			Vcc=5.0V	2.2		V
I <sub>IL</sub>	Input Leakage Current	V <sub>CC</sub> = Max, V <sub>IN</sub> = 0V to V <sub>CC</sub>		--	--	1 uA
I <sub>OL</sub>	Output Leakage Current	V <sub>CC</sub> = Max, $\overline{CE} = V_{IH}$ , or $\overline{OE} = V_{IH}$ , V <sub>IO</sub> = 0V to V <sub>CC</sub>		--	--	1 uA
V <sub>OL</sub>	Output Low Voltage	V <sub>CC</sub> = Max, I <sub>OL</sub> = 2mA	Vcc=3.0V	--	--	0.4 V
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> = Min, I <sub>OH</sub> = -1mA	Vcc=5.0V			V
			Vcc=3.0V	2.4	--	--
I <sub>CC</sub>	Operating Power Supply Current	$\overline{CE} = V_{IL}$ , I <sub>DQ</sub> = 0mA, F = Fmax <sup>(3)</sup>	Vcc=5.0V	--	--	20 mA
			Vcc=3.0V	--	--	40 mA
I <sub>CCSB</sub>	Standby Current –TTL	$\overline{CE} = V_{IH}$ , I <sub>DQ</sub> = 0mA	Vcc=3.0V	--	--	0.5 mA
			Vcc=5.0V	--	--	1 mA
I <sub>CCSB1</sub>	Standby Current–CMOS	$\overline{CE} \geq V_{CC}-0.2V$ , V <sub>IN</sub> $\geq V_{CC} - 0.2V$ or V <sub>IN</sub> $\leq 0.2V$	Vcc=3.0V	--	0.1	0.7 uA
			Vcc=5.0V	--	0.6	6 uA

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

3. Fmax = 1/t<sub>RC</sub>.


**■ DATA RETENTION CHARACTERISTICS ( TA = 0 to + 70°C )**

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention	$\overline{CE} \geq V_{CC} - 0.2V$ V <sub>IN</sub> $\geq V_{CC} - 0.2V$ or V <sub>IN</sub> $\leq 0.2V$	1.5	--	--	V
I <sub>CCDR</sub>	Data Retention Current	$\overline{CE} \geq V_{CC} - 0.2V$ V <sub>IN</sub> $\geq V_{CC} - 0.2V$ or V <sub>IN</sub> $\leq 0.2V$	--	0.05	0.5	uA
t <sub>CDR</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t <sub>R</sub>	Operation Recovery Time		T <sub>RC</sub> <sup>(2)</sup>	--	--	ns

1. V<sub>CC</sub> = 1.5V, T<sub>A</sub> = + 25°C

2. t<sub>RC</sub> = Read Cycle Time

#### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM ( $\overline{CE}$ Controlled )



## ■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

## ■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

## ■ AC TEST LOADS AND WAVEFORMS




FIGURE 1A





FIGURE 1B

THEVENIN EQUIVALENT  
OUTPUT  1.73V

## **ALL INPUT PULSES**



**FIGURE 2**

#### ■ AC ELECTRICAL CHARACTERISTICS ( TA = 0 to + 70°C , Vcc = 3.0V )

READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV2011-70 MIN. TYP. MAX.			BS616LV2011-10 MIN. TYP. MAX.			UNIT
$t_{AVAX}$	$t_{RC}$	Read Cycle Time	70	--	--	100	--	--	ns
$t_{AVQV}$	$t_{AA}$	Address Access Time	--	--	70	--	--	100	ns
$t_{ELQV}$	$t_{ACS}$	Chip Select Access Time ( $\bar{CE}$ )	--	--	70	--	--	100	ns
$t_{BA}$	$t_{BA}^{(1)}$	Data Byte Control Access Time ( $\bar{LB}, \bar{UB}$ )	--	--	35	--	--	50	ns
$t_{GLQV}$	$t_{OE}$	Output Enable to Output Valid	--	--	35	--	--	50	ns
$t_{ELQX}$	$t_{CLZ}$	Chip Select to Output Low Z ( $\bar{CE}$ )	10	--	--	15	--	--	ns
$t_{BE}$	$t_{BE}$	Data Byte Control to Output Low Z ( $\bar{LB}, \bar{UB}$ )	10	--	--	15	--	--	ns
$t_{GLQX}$	$t_{OLZ}$	Output Enable to Output in Low Z	10	--	--	15	--	--	ns
$t_{EHQZ}$	$t_{CHZ}$	Chip Deselect to Output in High Z ( $\bar{CE}$ )	0	--	35	0	--	40	ns
$t_{BDO}$	$t_{BDO}$	Data Byte Control to Output High Z ( $\bar{LB}, \bar{UB}$ )	0	--	35	0	--	40	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	--	30	0	--	35	ns
$t_{AXOX}$	$t_{OH}$	Output Disable to Address Change	10	--	--	15	--	--	ns

**NOTE :**


**NOTE:** .tBA is 35ns/50ns (@speed=70ns/100ns) with address toggle. ; .tBA is 70ns/100ns (@speed=70ns/100ns) without address toggle.

### ■ SWITCHING WAVEFORMS (READ CYCLE)


#### READ CYCLE1 (1,2,4)



#### READ CYCLE2 (1,3,4)



#### READ CYCLE3 (1,4)



#### NOTES:


1.  $\overline{WE}$  is high for read Cycle.
2. Device is continuously selected when  $\overline{CE} = V_{IL}$ .
3. Address valid prior to or coincident with  $\overline{CE}$  transition low.
4.  $\overline{OE} = V_{IL}$ .
5. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1B.  
The parameter is guaranteed but not 100% tested.


**■ AC ELECTRICAL CHARACTERISTICS ( TA = 0 to + 70°C , Vcc = 3.0V )**
**WRITE CYCLE**

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV2011-70 MIN. TYP. MAX.			BS616LV2011-10 MIN. TYP. MAX.			UNIT
$t_{AVAX}$	$t_{WC}$	Write Cycle Time	70	--	--	100	--	--	ns
$t_{E1LWH}$	$t_{CW}$	Chip Select to End of Write	70	--	--	100	--	--	ns
$t_{AVWL}$	$t_{AS}$	Address Setup Time	0	--	--	0	--	--	ns
$t_{AVWH}$	$t_{AW}$	Address Valid to End of Write	70	--	--	100	--	--	ns
$t_{WLWH}$	$t_{WP}$	Write Pulse Width	35	--	--	50	--	--	ns
$t_{WHAX}$	$t_{WR}$	Write recovery Time ( $\overline{CE}, \overline{WE}$ )	0	--	--	0	--	--	ns
$t_{BW}$	$t_{BW}^{(1)}$	Date Byte Control to End of Write ( $\overline{LB}, \overline{UB}$ )	30	--	--	40	--	--	ns
$t_{WLQZ}$	$t_{WHZ}$	Write to Output in High Z	0	--	30	0	--	40	ns
$t_{DVWH}$	$t_{DW}$	Data to Write Time Overlap	30	--	--	40	--	--	ns
$t_{WHDX}$	$t_{DH}$	Data Hold from Write Time	0	--	--	0	--	--	ns
$t_{GHQZ}$	$t_{OHZ}$	Output Disable to Output in High Z	0	--	30	0	--	40	ns
$t_{WHOX}$	$t_{ow}$	End of Write to Output Active	5	--	--	10	--	--	ns

NOTE :


1.  $t_{aw}$  is 30ns/40ns (@speed=70ns/100ns) with address toggle. ;  $t_{bw}$  is 70ns/100ns (@speed=70ns/100ns) without address toggle.

**■ SWITCHING WAVEFORMS (WRITE CYCLE)**
WRITE CYCLE1<sup>(1)</sup>



**WRITE CYCLE2 (1,6)**

**NOTES:**

1.  $\overline{WE}$  must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  and  $\overline{WE}$  low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3.  $T_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the  $\overline{CE}$  low transition occurs simultaneously with the  $\overline{WE}$  low transitions or after the  $\overline{WE}$  transition, output remain in a high impedance state.
6.  $\overline{OE}$  is continuously low ( $\overline{OE} = V_{IL}$ ).
7.  $D_{OUT}$  is the same phase of write data of this write cycle.
8.  $D_{OUT}$  is the read data of next address.
9. If  $CE$  is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured  $\pm 500\text{mV}$  from steady state with  $C_L = 5\text{pF}$  as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11.  $t_{CW}$  is measured from the later of  $\overline{CE}$  going low to the end of write.

### ■ ORDERING INFORMATION




### ■ PACKAGE DIMENSIONS




**TSOP2-44**

### ■ PACKAGE DIMENSIONS




**TSOP1-48PIN**




**■ PACKAGE DIMENSIONS (continued)**

**NOTES:**

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.


*48 mini-BGA (6 x 8)*

BALL PITCH $e = 0.75$				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75



**REVISION HISTORY**

Revision	Description	Date	Note
2.2	<b>2001 Data Sheet release</b>	Apr. 15, 2001	
2.3	<b>Modify Standby Current (Typ. and Max.)</b>	Jun. 29, 2001	
2.4	<b>Modify CSP Pin Configuration Pin number : E3 “ VSS ” rename to “ N.C. ”</b>	Sep.12, 2001	
2.5	<b>Modify some AC parameters. Modify 5V ICCSB1_Max(I-grade) from 10uA to 25uA.</b>	April,12,2002	