



Very Low Power/Voltage CMOS SRAM 128K X 16 bit

BS616LV2015


■ FEATURES

- Very low operation voltage : 4.5 ~ 5.5V
- Very low power consumption :
 - Vcc = 5.0V C-grade: 40mA (Max.) operating current
 - I-grade: 45mA (Max.) operating current
 - 0.6uA (Typ.) CMOS standby current
- High speed access time :
 - 70 70ns (Max.) at Vcc = 5.0V
 - 55 55ns (Max.) at Vcc = 5.0V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin

■ PRODUCT FAMILY

PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION		PKG TYPE
				STANDBY (ICCSB1, Max)	Operating (ICC, Max)	
			Vcc=5.0V	Vcc=5.0V	Vcc=5.0V	
BS616LV2015DC	+0°C to +70°C	4.5V ~ 5.5V	70 / 55	6uA	40mA	DICE
BS616LV2015EC	+0°C to +70°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	TSOP2-44
BS616LV2015TC	+0°C to +70°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	TSOP1-48
BS616LV2015AC	+0°C to +70°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	BGA-48-0608
BS616LV2015DI	-40°C to +85°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	DICE
BS616LV2015EI	-40°C to +85°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	TSOP2-44
BS616LV2015TI	-40°C to +85°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	TSOP1-48
BS616LV2015AI	-40°C to +85°C	4.5V ~ 5.5V	70 / 55	10uA	45mA	BGA-48-0608

■ PIN CONFIGURATIONS



48-ball BGA top view

■ DESCRIPTION

The BS616LV2015 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a wide range of 4.5V to 5.5V supply voltage.


Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.6uA and maximum access time of 70/55ns in 5V operation.

Easy memory expansion is provided by an active LOW chip enable(CE), active LOW output enable(OE) and three-state output drivers.

The BS616LV2015 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2015 is available in DICE form, JEDEC standard 44-pin TSOP Type II package, JEDEC standard 44-pin TSOP Type II package and 48-pin BGA package.

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.

■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
CE Chip Enable Input	CE is active LOW. Chip enables must be active when data read from or write to the device. If chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	CE	WE	OE	LB	UB	DQ0~DQ7	DQ8~DQ15	Vcc CURRENT
Not selected (Power Down)	H	X	X	X	X	High Z	High Z	I_{CCSB}, I_{CCSB1}
Output Disabled	L	H	H	X	X	High Z	High Z	I_{CC}
Read	L	H	L	L	L	Dout	Dout	I_{CC}
				H	L	High Z	Dout	I_{CC}
				L	H	Dout	High Z	I_{CC}
Write	L	L	X	L	L	Din	Din	I_{CC}
				H	L	X	Din	I_{CC}
				L	H	Din	X	I_{CC}

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
P T	Power Dissipation	1.0	W
I OUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 °C to +70 °C	4.5V ~ 5.5V
Industrial	-40 °C to +85 °C	4.5V ~ 5.5V

■ CAPACITANCE⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	6	pF	
CDQ	Input/Output Capacitance	VI/O=0V	8	8	pF	

1. This parameter is guaranteed and not tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS	
VIL	Guaranteed Input Low Voltage ⁽²⁾		Vcc=5.0V	-0.5	--	0.8	V
VIH	Guaranteed Input High Voltage ⁽²⁾		Vcc=5.0V	2.2	--	Vcc+0.2	V
IIL	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc		--	--	1	uA
IOL	Output Leakage Current	Vcc = Max, CE = VIH, or OE = VIH, V _{IO} = 0V to Vcc		--	--	1	uA
VOL	Output Low Voltage	Vcc = Max, I _{OL} = 2mA	Vcc=5.0V	--	--	0.4	V
VOH	Output High Voltage	Vcc = Min, I _{OH} = -1mA	Vcc=5.0V	2.4	--	--	V
Icc	Operating Power Supply Current	CE = V _{IL} , I _{DQ} = 0mA, F = Fmax ⁽³⁾	Vcc=5.0V	--	--	40	mA
Iccsb	Standby Current-TTL	CE = VIH, I _{DQ} = 0mA	Vcc=5.0V	--	--	1	mA
Iccsb1	Standby Current-CMOS	CE \geq Vcc-0.2V, V _{IN} \geq Vcc - 0.2V or V _{IN} \leq 0.2V	Vcc=5.0V	--	0.6	6	uA

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

3. Fmax = 1/t_{RC}.


■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. ⁽¹⁾	MAX.	UNITS
V _{DR}	Vcc for Data Retention	CE \geq Vcc - 0.2V V _{IN} \geq Vcc - 0.2V or V _{IN} \leq 0.2V	1.5	--	--	V
I _{CCDR}	Data Retention Current	CE \geq Vcc - 0.2V V _{IN} \geq Vcc - 0.2V or V _{IN} \leq 0.2V	--	0.05	1.5	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
t _R	Operation Recovery Time		T _{RC} ⁽²⁾	--	--	ns

1. Vcc = 1.5V, T_A = + 25°C

2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (CE Controlled)



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

■ AC TEST LOADS AND WAVEFORMS




FIGURE 1A




FIGURE 1B

THEVENIN EQUIVALENT




FIGURE 2

■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 5.0V)

READ CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV2015-70 MIN. TYP. MAX.			BS616LV2015-55 MIN. TYP. MAX.			UNIT
t_{AVAX}	t_{RC}	Read Cycle Time	70	--	--	55	--	--	ns
t_{AVQV}	t_{AA}	Address Access Time	--	--	70	--	--	55	ns
t_{ELQV}	t_{ACS}	Chip Select Access Time (\overline{CE})	--	--	70	--	--	55	ns
t_{BA}	$t_{BA}^{(1)}$	Data Byte Control Access Time ($\overline{LB}, \overline{UB}$)	--	--	35	--	--	30	ns
t_{GLQV}	t_{OE}	Output Enable to Output Valid	--	--	35	--	--	30	ns
t_{ELQX}	t_{CLZ}	Chip Select to Output Low Z (\overline{CE})	10	--	--	10	--	--	ns
t_{BE}	t_{BE}	Data Byte Control to Output Low Z ($\overline{LB}, \overline{UB}$)	10	--	--	10	--	--	ns
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z	10	--	--	10	--	--	ns
t_{EHQZ}	t_{CHZ}	Chip Deselect to Output in High Z (\overline{CE})	0	--	35	0	--	30	ns
t_{BDO}	t_{BDO}	Data Byte Control to Output High Z ($\overline{LB}, \overline{UB}$)	0	--	35	0	--	30	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	--	30	0	--	25	ns
t_{AXOX}	t_{OH}	Output Disable to Address Change	10	--	--	10	--	--	ns

NOTE :


1. t_{BA} is 35ns/30ns (@speed=70ns/55ns) with address toggle. ; t_{BA} is 70ns/55ns (@speed=70ns/55ns) without address toggle.

■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:


1. \overline{WE} is high for read Cycle.
2. Device is continuously selected when $\overline{CE} = V_{IL}$.
3. Address valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is ensured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.


■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 5.0V)
WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV2015-70 MIN. TYP. MAX.	BS616LV2015-55 MIN. TYP. MAX.	UNIT
t_{AVAX}	t_{WC}	Write Cycle Time	70 -- --	55 -- --	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	70 -- --	55 -- --	ns
t_{AVWL}	t_{AS}	Address Setup Time	0 -- --	0 -- --	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	70 -- --	55 -- --	ns
t_{WLWH}	t_{WP}	Write Pulse Width	35 -- --	30 -- --	ns
t_{WHAX}	t_{WR1}	Write recovery Time ($\overline{CE}, \overline{WE}$)	0 -- --	0 -- --	ns
t_{BW}	$t_{BW}^{(1)}$	Date Byte Control to End of Write ($\overline{LB}, \overline{UB}$)	30 -- --	25 -- --	ns
t_{WLQZ}	t_{WHZ}	Write to Output in High Z	0 -- 30	0 -- 25	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	30 -- --	25 -- --	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0 -- --	0 -- --	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0 -- 30	0 -- 25	ns
t_{WHOX}	t_{ow}	End of Write to Output Active	5 -- --	5 -- --	ns



NOTE :


1. t_{BW} is 30ns/25ns (@speed=70ns/55ns) with address toggle. ; t_{BW} is 70ns/55ns (@speed=70ns/55ns) without address toggle.

■ SWITCHING WAVEFORMS (WRITE CYCLE)
WRITE CYCLE1⁽¹⁾



WRITE CYCLE2 (1,6)

NOTES:

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. TWR is measured from the earlier of CE or WE going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. Tcw is measured from the later of CE going low to the end of write.

■ ORDERING INFORMATION

■ PACKAGE DIMENSIONS

TSOP2-44


■ PACKAGE DIMENSIONS (continued)

TSOP1-48PIN


■ PACKAGE DIMENSIONS (continued)




NOTES:

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.



BALL PITCH e = 0.75				
D	E	N	D1	E1
8.0	6.0	48	5.25	3.75



VIEW A

48 mini-BGA (6 x 8)

REVISION HISTORY

Revision	Description	Date	Note
2.2	2001 Data Sheet release	Apr. 15, 2001	
2.3	Modify Standby Current (Typ. and Max.)	Jun. 29, 2001	
2.4	Modify CSP Pin Configuration Pin number : E3 “ VSS ” rename to “ N.C. ”	Sep.12, 2001	
2.5	Modify some AC parameters.	April,12,2002	