

Very Low Power/Voltage CMOS SRAM 128K X 16 bit

BS616LV2018

■ FEATURES

- Very low operation voltage: 2.4 ~ 3.6V
- · Very low power consumption :

Vcc = 3.0V C-grade: 16mA (Max.) operating current I-grade: 20mA (Max.) operating current

0.1uA (Typ.) CMOS standby current

- High speed access time:
 - -70 70ns (Max.) at Vcc = 3.0V
- · Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin

■ DESCRIPTION

The BS616LV2018 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits and operates from a wide range of 2.4V to 3.6V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.1uA and maximum access time of 70ns in 3V operation.

Easy memory expansion is provided by active LOW chip enable (\overline{OE}) , active LOW output enable (\overline{OE}) and three-state output drivers

The BS616LV2018 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2018 is available in DICE form, JEDEC standard 48-pin TSOP Type I package and 48-ball BGA package.

■ PRODUCT FAMILY


			SPEED	POWER DI	SSIPATION	
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	(ns)	STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE
			Vcc= 3.0V	Vcc=3.0V	Vcc=3.0V	
BS616LV2018DC			70			DICE
BS616LV2018TC	0 ° C to +70 ° C			0.7 uA	16 mA	TSOP1-48
BS616LV2018AC						BGA-48-0608
BS616LV2018DI		2.4V ~3.6V 0 +85 ° C				DICE
BS616LV2018TI	-40 ° C to +85 ° C		70	1.5 uA	20 mA	TSOP1-48
BS616LV2018AI						BGA-48-0608

■ PIN CONFIGURATIONS

LB (oe N.C. В (D10) D11 D3 D (vcc (vcc (D12) (N.C.) (A16) D4 vss Е (D14) (D13) (A14) (A15) (D5) D6 (D15) (A12) (WE) D7 (N.C. (N.C. A11

48-ball BGA top view

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



■ PIN DESCRIPTIONS

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
CE Chip Enable Input	CE is active LOW. Chip enables must be active when data read from or write to the device. if chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
DQ0 - DQ15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground

■ TRUTH TABLE

MODE	CE	WE	ŌĒ	LB	ŪB	DQ0~DQ7	DQ8~DQ15	Vcc CURRENT
Not selected (Power Down)	Н	X	X	X	Х	High Z	High Z	Іссяв, Іссяв1
Output Disabled	L	Н	Н	Х	Х	High Z	High Z	Icc
				L	L	Dout	Dout	Icc
Read	L	Н	L	Н	L	High Z	Dout	Icc
				L	Н	Dout	High Z	Icc
				L	L	Din	Din	I _{cc}
Write	L	L	Χ	Η	L	X	Din	I _{cc}
				L	Н	Din	X	Icc



■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T stg	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
LOUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc		
Commercial	0 ° C to +70 ° C	2.4V ~ 3.6V		
Industrial	-40 ° C to +85 ° C	2.4V ~ 3.6V		

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

I	SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
Ī	CIN	Input Capacitance	VIN=0V	6	pF
	CDQ	Input/Output Capacitance	VI/O=0V	8	pF

^{1.} This parameter is guaranteed and not tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. (1)	MAX.	UNITS
VIL	Guaranteed Input Low Voltage ⁽²⁾		Vcc=3.0V	-0.5		0.8	٧
Vih	Guaranteed Input High Voltage ⁽²⁾		Vcc=3.0V	2.0		Vcc+0.2	V
lı∟	Input Leakage Current	Vcc = Max, V _{IN} = 0V to Vcc				1	uA
loL	Output Leakage Current	$Vcc = Max, \overline{CE} = V_{IH}, \text{ or } \overline{OE} = V_{IH},$ $V_{I/O} = 0V \text{ to } Vcc$				1	uA
Vol	Output Low Voltage	Vcc = Max, IoL = 2mA	Vcc=3.0V			0.4	٧
Vон	Output High Voltage	Vcc = Min, Iон = -1mA	Vcc=3.0V	2.4			V
Icc	Operating Power Supply Current	$\overline{CE} = V_{IL}$, $I_{DQ} = 0mA$, $F = Fmax^{(3)}$	Vcc=3.0V	1		16	mA
Iccsb	Standby Current-TTL	CE = V _{IH} , I _{DQ} = 0mA	Vcc=3.0V	1		1	mA
ICCSB1	Standby Current-CMOS	$\label{eq:constraints} \begin{array}{ c c } \hline \overline{CE} & \geq & Vcc\text{-}0.2V, \\ V_{\text{IN}} & \geq & Vcc\text{-}0.2V \text{ or } V_{\text{IN}} & \leq & 0.2V \\ \hline \end{array}$	Vcc=3.0V		0.1	0.7	uA

^{1.} Typical characteristics are at TA = 25°C.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V_{DR}	Vcc for Data Retention	$\begin{tabular}{ c c c c c }\hline \hline \overline{CE} $\geq $Vcc - 0.2V$\\ V_{IN} $\geq $Vcc - 0.2V$ or V_{IN} $\leq $0.2V$\\ \hline \end{tabular}$	1.5		1	>
I _{CCDR}	Data Retention Current	$\begin{array}{ c c c c c }\hline \hline CE & \geq & Vcc - 0.2V \\ \hline V_{IN} & \geq & Vcc - 0.2V \text{ or } V_{IN} & \leq & 0.2V \\ \hline \end{array}$		0.05	0.5	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0		1	ns
t _R	Operation Recovery Time	Coo Rotoman Wavelonn	T _{RC} (2)		-	ns

^{1.} Vcc = 1.5V, $T_A = + 25^{\circ}C$


^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.

^{2.} t_{RC} = Read Cycle Time




■ LOW V_{CC} DATA RETENTION WAVEFORM (\(\overline{CE} \) Controlled)



■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF"STATE

■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 3.0V) READ CYCLE

READ CICLE	•						
JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			16LV2018 TYP. M		UNIT
t	t _{RC}	Read Cycle Time		70			ns
t AVQV	t _{AA}	Address Access Time		ı		70	ns
$\mathbf{t}_{\scriptscriptstyle{ELQV}}$	t	Chip Select Access Time	(CE)			70	ns
t _{BA}	t _{BA} ⁽¹⁾	Data Byte Control Access Time	$(\overline{LB}, \overline{UB})$	1		35	ns
t _{GLQV}	t _{oe}	Output Enable to Output Valid				35	ns
t EILQX	t _{cLZ}	Chip Select to Output Low Z	(CE)	10			ns
t _{BE}	t _{BE}	Data Byte Control to Output Low Z	(LB , UB)	10			ns
t _{GLQX}	t _{olz}	Output Enable to Output in Low Z		10			ns
t _{EHQZ}	t _{chz}	Chip Deselect to Output in High Z	(CE)	0		35	ns
t _{BDO}	t _{BDO}	Data Byte Control to Output High Z	(LB,UB)	0		35	ns
t GHQZ	t _{ohz}	Output Disable to Output in High Z		0		30	ns
t	t _{oh}	Output Disable to Address Change		10			ns


NOTE:

1. tba is 35ns (@speed=70ns) with address toggle.; .tba is 70ns (@speed=70ns) without address toggle.




■ SWITCHING WAVEFORMS (READ CYCLE)


READ CYCLE1 (1,2,4)



READ CYCLE2 (1,3,4)



READ CYCLE3 (1,4)



NOTES:

- 1. WE is high for read Cycle.
- 2. Device is continuously selected when $\overline{\text{CE}}$ = V_{IL} .
- 3. Address valid prior to or coincident with $\overline{\text{CE}}$ transition low.
- 4. OE = V_{IL} .
- 5. Transition is measured \pm 500mV from steady state with C_L = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




\blacksquare AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C , Vcc = 3.0V) WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION			6LV2018- TYP. M	-	UNIT
t	t _{wc}	Write Cycle Time		70			ns
t EILWH	t _{cw}	Chip Select to End of Write		70			ns
t _{avwl}	t _{as}	Address Setup Time		0			ns
t _{avwh}	t _{aw}	Address Valid to End of Write		70			ns
t _{wlwh}	t _{wP}	Write Pulse Width		35			ns
t _{whax}	t _{wr}	Write recovery Time	$(\overline{CE},\overline{WE})$	0			ns
t _{BW}	t _{вw} ⁽¹⁾	Date Byte Control to End of Write	$\overline{(LB},\overline{UB)}$	30			ns
t _{wLQZ}	t _{wHZ}	Write to Output in High Z		0		30	ns
t _{DVWH}	t _{DW}	Data to Write Time Overlap		30			ns
t _{whdx}	t _{DH}	Data Hold from Write Time		0			ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z		0		30	ns
t _{whox}	t _{ow}	End of Write to Output Active		5			ns

NOTE


■ SWITCHING WAVEFORMS (WRITE CYCLE) WRITE CYCLE1 (1)



^{1.} tbw is 30ns (@speed=70ns) with address toggle.; tbw is 70ns (@speed=70ns) without address toggle.



WRITE CYCLE2 (1,6)




NOTES:

- 1. $\overline{\text{WE}}$ must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of \overline{CE} or \overline{WE} going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If $\overline{\text{CE}}$ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500mV from steady state with CL = 5pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of $\overline{\text{CE}}$ going low to the end of write.




■ ORDERING INFORMATION






■ PACKAGE DIMENSIONS





TSOP1-48PIN





■ PACKAGE DIMENSIONS (continued)






TOP VIEW

48 mini-BGA (6 x 8)

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS. 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT.
- 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75					
D	E	N	D1	E1	
8.0	6.0	48	5.25	3.75	





REVISION HISTORY

Revision	Description	Date	Note
1.0	Data Sheet release	Jan. 30, 2001	
2.0	Modify some AC parameters	April,12,2002	