

# Very Low Power/Voltage CMOS SRAM 128K x 16 or 256K x 8 bit switchable

## BS616LV2025

#### **■ FEATURES**

- Very low operation voltage: 4.5 ~ 5.5V
- · Very low power consumption :

Vcc = 5.0V C-grade: 40mA (Max.) operating current I -grade: 45mA (Max.) operating current

0.6uA (Typ.) CMOS standby current

· High speed access time :

-70 70ns (Max.) at Vcc = 5.0V -55 55ns (Max.) at Vcc = 5.0V

- · Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE1, CE2 and OE options
- I/O Configuration x8/x16 selectable by CIO, LB and UB pin

#### **■ DESCRIPTION**

The BS616LV2025 is a high performance, very low power CMOS Static Random Access Memory organized as 131,072 words by 16 bits or 262,144 bytes by 8 bits selectable by CIO pin and operates from a wide range of 4.5V to 5.5V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.6uA and maximum access time of 70/55 ns in 5V operation.

Easy memory expansion is provided by active HIGH chip enable2(CE2), active LOW chip enable1(CE1), active LOW output enable(OE) and three-state output drivers.

The BS616LV2025 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616LV2025 is available in DICE form and 48-pin BGA type.

#### **■ PRODUCT FAMILY**


			SPEED	POWER DIS	SIPATION			
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	( ns )	STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE		
TAMILI	TEMPERATORE	KANGL	Vcc=5.0V	Vcc=5.0V	Vcc=5.0V			
BS616LV2025DC	+0°C to +70°C	4 5V ~ 5 5V	70 / 55	64	40mA	DICE		
BS616LV2025AC	+0 010+70 0	4.50 ~ 5.50	70755	6uA	40IIIA	BGA-48-0608		
BS616LV2025DI	-40°C to +85°C	1 5\/ - 5 5\/	70 / 55	25uA	45mA	DICE		
BS616LV2025AI	-40 C (0 +65 C	4.5v ~ 5.5v	70/55	ZSUA	45MA	BGA-48-0608		

### **■ PIN CONFIGURATION**

#### 2 3 5 1 6 Α $(\overline{\mathsf{OE}})$ (A0) **A2** (CE2) (A1) В $(\mathsf{A3})$ (A4) (D8) $(\overline{\mathsf{UB}})$ (CE1) ( **DO**) C (D9 (D10) (**A**5 (A6 (D1) (D2 D (VSS (D11) (NC (D3 (A7 (VCC (NC (D4 Ε (VCC (D12) (VSS) F (D13) (D5 (D6 (A14) A15 G (CIO (D15) (A12) (A13) (WE) (D7 SAE (NC **A8** A9 (A10

48 BALL CSP - TOP VIEW

#### **■ BLOCK DIAGRAM**



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



#### **■ PIN DESCRIPTIONS**

Name	Function
A0-A16 Address Input	These 17 address inputs select one of the 131,072 x 16-bit words in the RAM.
SAE Address Input	This address input incorporates with the above 17 address input select one of the 262,144 x 8-bit bytes in the RAM if the CIO is LOW. Don't use when CIO is HIGH.
CIO x8/x16 select input	This input selects the organization of the SRAM. 131,072 x 16-bit words configuration is selected if CIO is HIGH. 262,144 x 8-bit bytes configuration is selected if CIO is LOW.
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active to read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins. The chip is deselected when both $\overline{\text{LB}}$ and $\overline{\text{UB}}$ pins are HIGH.
D0 - D15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground



#### **■ TRUTH TABLE**

MODE	CE1	CE2	ŌĒ	WE	CIO	ШB	ŪB	SAE	D0~7	D8~15	VCC Current
	Н	х				х	х				
Fully Standby	х	L	Х	Х	Х	х	х	Х	High-Z	High-Z	I <sub>CCSB</sub> , I <sub>CCSB1</sub>
Output Disable	L	н	н	Н	х	х	х	х	High-Z	High-Z	Icc
						L	Н		Dout	High-Z	
Read from SRAM	L	н	L	н	н	н	L	х	High-Z	Dout	I <sub>cc</sub>
( WORD mode )						L	L		Dout	Dout	
						L	Н		Din	x	
Write to SRAM	L	н	х	L	Н	Н	L	х	Х	Din	Icc
( WORD mode )						L	L		Din	Din	
Read from SRAM	L	н	L	н	L	х	х	A-1	Dout	High-Z	Icc
Write to SRAM ( BYTE Mode )	L	н	х	L	L	х	х	A-1	Din	х	I <sub>cc</sub>

#### ■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
V TERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
T BIAS	Temperature Under Bias	-40 to +125	°C
T STG	Storage Temperature	-60 to +150	°C
Рт	T Power Dissipation		W
I оит	OUT DC Output Current		mA

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **■ OPERATING RANGE**

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ° C to +70 ° C	4.5V ~ 5.5V
Industrial	-40 ° C to +85 ° C	4.5V ~ 5.5V

#### ■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



### ■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. <sup>(1)</sup>	MAX.	UNITS
VIL	Guaranteed Input Low Voltage (2)		Vcc=5.0V	-0.5		0.8	V
VIH	Guaranteed Input High Voltage (2)		Vcc=5.0V	2.2		Vcc+0.2	V
I⊫	Input Leakage Current	Vcc = Max, V <sub>IN</sub> = 0V to Vcc			-	1	uA
lou	Output Leakage Current	$Vcc = Max$ , $\overline{CE1} = V_{IH}or CE2 = V_{IL}or \overline{OE} = V_{IH}$ , $V_{I/O} = 0V to Vcc$				1	uA
Vol	Output Low Voltage	Vcc = Max, IoL= 2mA	Vcc=5.0V			0.4	٧
V OH	Output High Voltage	Vcc = Min, I <sub>OH</sub> = -1mA	Vcc=5.0V	2.4			٧
Icc	Operating Power Supply Current	Vcc = Max, CE1 = V <sub>I</sub> , CE2=V <sub>I</sub> , I <sub>DQ</sub> = 0mA, F = Fmax (3)	Vcc=5.0V			40	mA
I CCSB	Standby Current-TTL	$V_{CC} = Max, \overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL}$ $I_{DQ} = 0mA$	Vcc=5.0V			1	mA
I CCSB1	Standby Current-CMOS	$\label{eq:vcc-0.2V} \begin{array}{l} \text{Vcc = Max, } \overline{CE}1 {\geqq} \text{Vcc-0.2V or} \\ \text{CE2} {\leqq} 0.2\text{V,} \\ \text{Other inputs} {\geqq} \text{Vcc - 0.2V or} \\ \text{V}_{\text{IN}} {\leqq} 0.2\text{V} \end{array}$	Vcc=5.0V		0.6	6	uA

<sup>1.</sup> Typical characteristics are at TA = 25°C.

<sup>2.</sup> These are absolute values with respect to device ground and all overshoots due to system or tester notice are included. 3. Fmax =  $1/t_{RC}$ .




#### ■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)


SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	<b>TYP.</b> (1)	MAX.	UNITS
$V_{DR}$	Vcc for Data Retention	$\begin{array}{c c} \overline{\text{CE1}} & \geq \text{ Vcc - 0.2V or CE2 } \leq \text{ 0.2V or} \\ V_{\text{IN}} & \geq \text{ Vcc - 0.2V or } V_{\text{IN}} & \leq \text{ 0.2V} \end{array}$	1.5		-	٧
I <sub>CCDR</sub>	Data Retention Current	$\begin{array}{ccc} \overline{\text{CE1}} \; \geq \; \text{Vcc - 0.2V or CE2} \; \leq \; 0.2\text{V} \\ \text{V}_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or V}_{\text{IN}} \; \leq \; 0.2\text{V} \end{array}$		0.05	1.5	uA
t <sub>cdr</sub>	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t <sub>R</sub>	Operation Recovery Time	See Retenuori waveloriii	T <sub>RC</sub> (2)			ns

<sup>1.</sup> Vcc = 1.5V,  $T_A = + 25^{\circ}C$ 

### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (1) ( CE1 Controlled )



### ■ LOW V<sub>CC</sub> DATA RETENTION WAVEFORM (2) ( CE2 Controlled )




<sup>2.</sup>  $t_{RC}$  = Read Cycle Time




#### ■ AC TEST CONDITIONS

	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

#### ■ AC TEST LOADS AND WAVEFORMS



#### **■ KEY TO SWITCHING WAVEFORMS**



# ■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 5.0V) READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	DESCRIPTION		6LV202 TYP.			6LV202 TYP.		UNIT
t <sub>AVAX</sub>	t <sub>rc</sub>	Read Cycle Time		70		-	55			ns
t <sub>AVQV</sub>	t <sub>AA</sub>	Address Access Time				70	-		55	ns
t <sub>E1LQV</sub>	t <sub>ACS1</sub>	Chip Select Access Time	(CE1)			70			55	ns
t <sub>E2LQV</sub>	t <sub>ACS2</sub>	Chip Select Access Time	(CE2)			70	-		55	ns
t <sub>BA</sub>	t <sub>BA</sub>	Data Byte Control Access Time	( <del>LB</del> , <del>UB</del> )			35			30	ns
t <sub>GLQV</sub>	t <sub>oe</sub>	Output Enable to Output Valid				35	-		30	ns
t <sub>ELQX</sub>	t <sub>cLZ</sub>	Chip Select to Output Low Z	(CE1,CE2)	10			10			ns
t <sub>BE</sub>	t <sub>BE</sub>	Data Byte Control to Output Low Z	$(\overline{LB},\overline{UB})$	10			10			ns
t <sub>GLQX</sub>	t <sub>oLZ</sub>	Output Enable to Output in Low Z		10			10			ns
t <sub>EHQZ</sub>	t <sub>cHZ</sub>	Chip Deselect to Output in High Z	(CE1,CE2)	0		35	0		30	ns
t <sub>BDO</sub>	t <sub>BDO</sub>	Data Byte Control to Output High Z	( <del>LB</del> , <del>UB</del> )	0		35	0		30	ns
t <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z		0		30	0		25	ns
t <sub>axox</sub>	t <sub>oн</sub>	Output Disable to Address Change		10			10			ns


#### NOTE:

tba is 70ns/55ns (@speed=70ns/55ns) without address toggle.

<sup>1.</sup>  $t_{\text{BA}}$  is 35ns/30ns (@speed=70ns/55ns) with address toggle .



#### ■ SWITCHING WAVEFORMS (READ CYCLE)



- NOTES:
  1. WE is high in read Cycle.
- Device is continuously selected when CE1 = V<sub>IL</sub> and CE2 = V<sub>IH</sub>.
   Address valid prior to or coincident with CE1 transition low and CE2 transition high.
- 5. Transition is measured  $\pm$  500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.



### ■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc = 5.0V)


#### WRITE CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION		6LV202 TYP.		BS61 MIN.	UNIT	
t <sub>AVAX</sub>	t <sub>wc</sub>	Write Cycle Time	70		1	55	 	ns
t <sub>E1LWH</sub>	t <sub>cw</sub>	Chip Select to End of Write	70		-	55	 	ns
t <sub>AVWL</sub>	t <sub>as</sub>	Address Setup Time	0			0	 	ns
t <sub>AVWH</sub>	t <sub>AW</sub>	Address Valid to End of Write	70			55	 	ns
t <sub>wlwh</sub>	t <sub>wP</sub>	Write Pulse Width	35			30	 	ns
t <sub>whax</sub>	t <sub>wr</sub>	Write recovery Time (CE2, CE1, WE)	0			0	 	ns
t <sub>BW</sub>	t <sub>BW</sub>	Date Byte Control to End of Write $(\overline{LB}, \overline{UB})$	30			25	 	ns
t <sub>wLQZ</sub>	t <sub>whz</sub>	Write to Output in High Z	0		30	0	 25	ns
t <sub>DVWH</sub>	t <sub>DW</sub>	Data to Write Time Overlap	30			25	 	ns
<b>t</b> <sub>whdx</sub>	t <sub>DH</sub>	Data Hold from Write Time	0			0	 	ns
t <sub>GHQZ</sub>	t <sub>onz</sub>	Output Disable to Output in High Z	0		30	0	 25	ns
<b>t</b> <sub>whox</sub>	t <sub>ow</sub>	End of Write to Output Active	5			5	 	ns

NOTE:


1. t<sub>BW</sub> is 30ns/25ns (@speed=70ns/55ns) with address toggle.; t<sub>BW</sub> is 70ns/55ns (@speed=70ns/55ns) without address toggle.

### ■ SWITCHING WAVEFORMS (WRITE CYCLE)





#### WRITE CYCLE2 (1,6)




#### NOTES:


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE2, CE1 and WE low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Twr is measured from the earlier of CE2 going low, or CE1 or WE going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE2 high transition or CE1 low transition or LB, UB low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6.  $\overline{OE}$  is continuously low  $(\overline{OE} = V_{IL})$ .
- 7. DOUT is the same phase of write data of this write cycle.
- 8. DOUT is the read data of next address.
- If CE2 is high or CE1 is low during this period, DQ pins are in the output state. Then the
  data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured ± 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of CE2 going high or  $\overline{\text{CE1}}$  going low to the end of write.




#### **■ ORDERING INFORMATION**



#### ■ PACKAGE DIMENSIONS (continued)






NOTES:

- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS.
- 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT. 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

BALL PITCH e = 0.75								
D	Е	N	D1	E1				



48 mini-BGA (6 x 8mm)



## **REVISION HISTORY**

Revision	Description	Date	Note
2.2	2001 Data Sheet release	Apr. 15, 2001	
2.3	Modify Standby Current (Typ. and Max.)	Jun. 29, 2001	
2.4	Modify some AC parameters.  Modify 5V ICCSB1_Max(I-grade) from 10uA to 25uA.	April,15,2002	