



Very Low Power/Voltage CMOS SRAM 512K X 16 bit

BS616LV8012


■ FEATURES

- Very low operation voltage : 2.4~5.5V
- Very low power consumption :
 - Vcc = 3.0V C-grade: 20mA (Max.) operating current
I-grade : 25mA (Max.) operating current
0.5uA (Typ.) CMOS standby current
 - Vcc = 5.0V C-grade: 45mA (Max.) operating current
I-grade : 50mA (Max.) operating current
3uA (Typ.) CMOS standby current
- High speed access time :
 - 70 70ns (Max.) at Vcc=3V
 - 10 100ns (Max.) at Vcc=3V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE2,CE1 and OE options
- I/O Configuration x8/x16 selectable by LB and UB pin

■ PRODUCT FAMILY


PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	SPEED (ns)	POWER DISSIPATION				PKG TYPE	
				STANDBY (ICCSB1, Max)		Operating (Icc, Max)			
				Vcc=3V	Vcc=5V	Vcc=3V	Vcc=5V		
BS616LV8012BC	+0°C to +70°C	2.4V ~ 5.5V	70 / 100	3uA	30uA	20mA	45mA	BGA-48-0810	
BS616LV8012BI	-40°C to +85°C	2.4V ~ 5.5V	70 / 100	6uA	100uA	25mA	50mA	BGA-48-0810	

■ PIN CONFIGURATIONS



48-Ball CSP top View

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.

■ PIN DESCRIPTIONS

Name	Function
A0-A18 Address Input	These 19 address inputs select one of the 524,288 x 16-bit words in the RAM.
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when WE is HIGH and OE is LOW, output data will be present on the DQ pins; when WE is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when OE is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins.
D0 - D15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Vss	Ground

■ TRUTH TABLE

MODE	CE1	CE2	WE	OE	LB	UB	D0~D7	D8~D15	Vcc CURRENT
Not selected (Power Down)	H	X	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
	X	L	X	X	X	X	High Z	High Z	I _{CCSB} , I _{CCSB1}
Output Disabled	L	H	H	H	X	X	High Z	High Z	I _{CC}
Read	L	H	H	L	L	L	Dout	Dout	I _{CC}
					H	L	High Z	Dout	I _{CC}
					L	H	Dout	High Z	I _{CC}
Write	L	H	L	X	L	L	Din	Din	I _{CC}
					H	L	X	Din	I _{CC}
					L	H	Din	X	I _{CC}

■ ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to V _{CC} +0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
TSTG	Storage Temperature	-60 to +150	°C
PT	Power Dissipation	1.0	W
IOUT	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	V _{CC}
Commercial	0°C to +70°C	2.4V ~ 5.5V
Industrial	-40°C to +85°C	2.4V ~ 5.5V

■ CAPACITANCE⁽¹⁾ (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	V _{IN} =0V	10	pF
CDQ	Input/Output Capacitance	V _{I/O} =0V	12	pF

1. This parameter is guaranteed and not tested.

■ DC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V _{IL}	Guaranteed Input Low Voltage ⁽²⁾		V _{CC} =3V	-0.5	--	0.8
			V _{CC} =5V	-0.5	--	0.8
V _{IH}	Guaranteed Input High Voltage ⁽²⁾		V _{CC} =3V	2.0	--	V _{CC} +0.2
			V _{CC} =5V	2.2	--	V _{CC} +0.2
I _{IL}	Input Leakage Current	V _{CC} = Max, V _{IN} = 0V to V _{CC}	--	--	1	uA
I _{OL}	Output Leakage Current	V _{CC} = Max, $\overline{CE1} = V_{IH}$, or $CE2 = V_{IL}$, or $\overline{OE} = V_{IH}$, $V_{IO} = 0V$ to V _{CC}	--	--	1	uA
V _{OL}	Output Low Voltage	V _{CC} = Max, I _{OL} = 2mA	V _{CC} =3V	--	--	0.4
			V _{CC} =5V	--	--	0.4
V _{OH}	Output High Voltage	V _{CC} = Min, I _{OH} = -1mA	V _{CC} =3V	2.4	--	--
			V _{CC} =5V	2.4	--	--
I _{CC}	Operating Power Supply Current	V _{CC} = max, $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$, I _{DQ} = 0mA, F = Fmax ⁽³⁾	V _{CC} =3V	--	--	20
			V _{CC} =5V	--	--	45
I _{CCSB}	Standby Current-TTL	V _{CC} = max, $\overline{CE1} = V_{IH}$ or $CE2 = V_{IL}$, I _{DQ} = 0mA	V _{CC} =3V	--	--	1
			V _{CC} =5V	--	--	2
I _{CCSB1}	Standby Current-CMOS	V _{CC} = max, $\overline{CE1} \geq V_{CC} - 0.2V$, or $CE2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	V _{CC} =3V	--	0.5	3
			V _{CC} =5V	--	3	30

1. Typical characteristics are at TA = 25°C.

2. These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.



3. Fmax = $1/t_{RC}$.

■ DATA RETENTION CHARACTERISTICS (TA = 0 to + 70°C)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP. (1)	MAX.	UNITS
V _{DR}	V _{CC} for Data Retention	$\overline{CE1} \geq V_{CC} - 0.2V$ or $CE2 \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	1.5	--	--	V
I _{CCDR}	Data Retention Current	$\overline{CE1} \geq V_{CC} - 0.2V$ or $CE2 \leq 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	--	0.2	2	uA
t _{CDR}	Chip Deselect to Data Retention Time	See Retention Waveform	0	--	--	ns
	Operation Recovery Time		T _{RC} ⁽²⁾	--	--	ns

1. V_{CC} = 1.5V, T_A = + 25°C

2. t_{RC} = Read Cycle Time

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) ($\overline{CE1}$ Controlled)

■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)


■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS




FIGURE 1A




FIGURE 1B

■ KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
____	MUST BE STEADY	MUST BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGE FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGE FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGE : STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF "STATE

ALL INPUT PULSES




FIGURE 2




■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc=3V)

READ CYCLE

JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV8012-70 MIN. TYP. MAX.			BS616LV8012-10 MIN. TYP. MAX.		
t_{AVAX}	t_{RC}	Read Cycle Time	70	--	--	100	--	--
t_{AVQV}	t_{AA}	Address Access Time	--	--	70	--	--	100
t_{ELQV}	t_{ACS1}	Chip Select Access Time ($\overline{CE1}$)	--	--	70	--	--	100
t_{ELQV}	t_{ACS2}	Chip Select Access Time (CE2)	--	--	70	--	--	100
t_{BA}	t_{BA} (1)	Data Byte Control Access Time ($\overline{LB}, \overline{UB}$)	--	--	35	--	--	50
t_{GLQV}	t_{OE}	Output Enable to Output Valid	--	--	35	--	--	50
t_{ELQX}	t_{CLZ}	Chip Select to Output Low Z (CE2, $\overline{CE1}$)	10	--	--	15	--	--
t_{BE}	t_{BE}	Data Byte Control to Output Low Z ($\overline{LB}, \overline{UB}$)	10	--	--	15	--	--
t_{GLQX}	t_{OLZ}	Output Enable to Output in Low Z	10	--	--	15	--	--
t_{EHQZ}	t_{CHZ}	Chip Deselect to Output in High Z (CE2, $\overline{CE1}$)	0	--	35	0	--	40
t_{BDO}	t_{BDO}	Data Byte Control to Output High Z ($\overline{LB}, \overline{UB}$)	0	--	35	0	--	40
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0	--	30	0	--	35
t_{AXOX}	t_{OH}	Output Disable to Address Change	10	--	--	15	--	--

NOTE :

1. t_{BA} is 35ns/50ns (@speed=70ns/100ns) with address toggle .
t_{BA} is 70ns/100ns (@speed=70ns/100ns) without address toggle .

■ SWITCHING WAVEFORMS (READ CYCLE)
READ CYCLE1 ^(1,2,4)

READ CYCLE2 ^(1,3,4)

READ CYCLE3 ^(1,4)

NOTES:

1. WE is high in read Cycle.
2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.
3. Address valid prior to or coincident with \overline{CE} transition low.
4. $\overline{OE} = V_{IL}$.
5. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B.
The parameter is guaranteed but not 100% tested.

■ AC ELECTRICAL CHARACTERISTICS (TA = 0 to + 70°C, Vcc=3V)
WRITE CYCLE


JEDEC PARAMETER NAME	PARAMETER NAME	DESCRIPTION	BS616LV8012-70 MIN. TYP. MAX.	BS616LV8012-10 MIN. TYP. MAX.	UNIT
t_{AVAX}	t_{WC}	Write Cycle Time	70 -- --	100 -- --	ns
t_{E1LWH}	t_{CW}	Chip Select to End of Write	70 -- --	100 -- --	ns
t_{AVWL}	t_{AS}	Address Setup Time	0 -- --	0 -- --	ns
t_{AVWH}	t_{AW}	Address Valid to End of Write	70 -- --	100 -- --	ns
t_{WLWH}	t_{WP}	Write Pulse Width	35 -- --	50 -- --	ns
t_{WHAX}	t_{WR}	Write recovery Time (CE2, $\overline{CE1},\overline{WE}$)	0 -- --	0 -- --	ns
t_{BW}	$t_{BW}^{(1)}$	Date Byte Control to End of Write ($\overline{LB},\overline{UB}$)	30 -- --	40 -- --	ns
t_{WLQZ}	t_{WHZ}	Write to Output in High Z	0 -- 30	0 -- 40	ns
t_{DVWH}	t_{DW}	Data to Write Time Overlap	30 -- --	40 -- --	ns
t_{WHDX}	t_{DH}	Data Hold from Write Time	0 -- --	0 -- --	ns
t_{GHQZ}	t_{OHZ}	Output Disable to Output in High Z	0 -- 30	0 -- 40	ns
t_{WHOX}	t_{OW}	End of Write to Output Active	5 -- --	10 -- --	ns


NOTE :

1. t_{BW} is 30ns/40ns (@speed=70ns/100ns) with address toggle. ; t_{BW} is 70ns/100ns (@speed=70ns/100ns) without address toggle.

■ SWITCHING WAVEFORMS (WRITE CYCLE)


WRITE CYCLE1 ⁽¹⁾




WRITE CYCLE2 (1,6)

NOTES:

1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE2, $\overline{CE1}$ and \overline{WE} low. All signals must be active to initiate a write and any one signal can terminate a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
3. T_{WR} is measured from the earlier of CE2 going low, or $\overline{CE1}$ or \overline{WE} going high at the end of write cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
5. If the CE2 high transition or $\overline{CE1}$ low transition occurs simultaneously with the \overline{WE} low transitions or after the \overline{WE} transition, output remain in a high impedance state.
6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
7. D_{OUT} is the same phase of write data of this write cycle.
8. D_{OUT} is the read data of next address.
9. If CE2 is high or $\overline{CE1}$ is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured $\pm 500\text{mV}$ from steady state with $C_L = 5\text{pF}$ as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
11. T_{CW} is measured from the later of CE2 going high or $\overline{CE1}$ going low to the end of write.

■ ORDERING INFORMATION



■ PACKAGE DIMENSIONS



48 mini-BGA (8 x 10mm)

REVISION HISTORY

Revision	Description	Date	Note
2.2	2001 Data Sheet release	Apr. 15, 2001	
2.3	Modify Standby Current (Typ. and Max.)	Jun. 29, 2001	
2.4	Modify some AC parameters. Modify 5V ICCSB1_Max(l-grade) from 50uA to 100uA.	April,10,2002	