

Ultra Low Power/Voltage CMOS SRAM 512K x 16 or 1M x 8 bit switchable

BS616UV8021

■ FEATURES

- Ultra low operation voltage: 1.8 ~ 2.3V
- Ultra low power consumption :

Vcc = 2.0V C-grade: 20mA (Max.) operating current I-grade : 25mA (Max.) operating current 0.6uA (Typ.) CMOS standby current

- · High speed access time :
 - -70 70ns (Max.) at Vcc=2.0V
 - -10 100ns (Max.) at Vcc=2.0V
- Automatic power down when chip is deselected
- Three state outputs and TTL compatible
- · Fully static operation
- Data retention supply voltage as low as 1.5V
- Easy expansion with CE1, CE2 and OE options
- I/O Configuration x8/x16 selectable by CIO, LB and UB pin

■ DESCRIPTION

The BS616UV8021 is a high performance, ultra low power CMOS Static Random Access Memory organized as 524,288 words by 16 bits or 1,048,576 bytes by 8 bits selectable by CIO pin and operates from a wide range of 1.8V to 2.3V supply voltage.

Advanced CMOS technology and circuit techniques provide both high speed and low power features with a typical CMOS standby current of 0.6uA and maximum access time of 70/100ns in 2.0V operation. Easy memory expansion is provided by an active HIGH chip enable2(CE2), active LOW chip enable1($\overline{\text{CE1}}$), active LOW output enable($\overline{\text{OE}}$) and three-state output drivers.

The BS616UV8021 has an automatic power down feature, reducing the power consumption significantly when chip is deselected.

The BS616UV8021 is available in DICE form and 48-pin BGA type.

■ PRODUCT FAMILY


			SPEED	POWER DIS	SIPATION	
PRODUCT FAMILY	OPERATING TEMPERATURE	Vcc RANGE	(ns)	STANDBY (ICCSB1, Max)	Operating (Icc, Max)	PKG TYPE
TAMIET	TEMPERATORE		Vcc=2.0V	Vcc=2.0V	Vcc=2.0V	
BS616UV8021DC						DICE
BS616UV8021BC	+0 °C to +70 °C	1.8V ~ 2.3V	70 / 100	15uA	20mA	BGA-48-0810
BS616UV8021FC						BGA-48-0912
BS616UV8021DI						DICE
BS616UV8021BI	-40 °C to +85 °C	1.8V ~ 2.3V	70 / 100	20uA	25mA	BGA-48-0810
BS616UV8021FI						BGA-48-0912

■ PIN CONFIGURATIONS

	1	2	3	4	5	6
Α	LB	(OE)	(A0)	(A1)	(A2)	CE2
В	D8	$\overline{\overline{UB}}$	(A3)	(A4)	(CE1)	D0)
С	D9	D10	(A5)	(A6)	(D1)	(D2)
D	vss	(D11)	(A17)	(A7)	(D3)	vcc
Е	vcc	(D12)	Vss	(A16)	D4	vss
F	D14	(D13)	(A 14)	(A 15)	(D5)	D6
G	D15	CIO	(A12)	(A 13)	$\overline{\overline{\text{WE}}}$	(D7)
Н	(A18)	(A8)	(A9)	(A 10)	(A11)	SAE
	1					I

48-Ball CSP top View

■ BLOCK DIAGRAM



Brilliance Semiconductor Inc. reserves the right to modify document contents without notice.



BS616UV8021

■ PIN DESCRIPTIONS

Name	Function
A0-A18 Address Input	These 19 address inputs select one of the 524,288 x 16-bit words in the RAM.
SAE Address Input	This address input incorporate with the above 19 address inputs select one of the 1,048,576 x 8-bit bytes in the RAM if the CIO is LOW. Don't use when CIO is HIGH.
CIO x8/x16 select input	This input selects the organization of the SRAM. 524,288 x 16-bit words configuration is selected if CIO is HIGH. 1,048,576 x 8-bit bytes configuration is selected if CIO is LOW.
CE1 Chip Enable 1 Input CE2 Chip Enable 2 Input	CE1 is active LOW and CE2 is active HIGH. Both chip enables must be active when data read from or write to the device. If either chip enable is not active, the device is deselected and is in a standby power mode. The DQ pins will be in the high impedance state when the device is deselected.
WE Write Enable Input	The write enable input is active LOW and controls read and write operations. With the chip selected, when $\overline{\text{WE}}$ is HIGH and $\overline{\text{OE}}$ is LOW, output data will be present on the DQ pins; when $\overline{\text{WE}}$ is LOW, the data present on the DQ pins will be written into the selected memory location.
OE Output Enable Input	The output enable input is active LOW. If the output enable is active while the chip is selected and the write enable is inactive, data will be present on the DQ pins and they will be enabled. The DQ pins will be in the high impedance state when $\overline{\text{OE}}$ is inactive.
LB and UB Data Byte Control Input	Lower byte and upper byte data input/output control pins. The chip is deselected when both $\overline{\text{LB}}$ and $\overline{\text{UB}}$ pins are HIGH.
D0 - D15 Data Input/Output Ports	These 16 bi-directional ports are used to read data from or write data into the RAM.
Vcc	Power Supply
Gnd	Ground



■ TRUTH TABLE

MODE	CE1	CE2	ŌĒ	WE	CIO	ĪΒ	ŪB	SAE	D0~7	D8~15	VCC Current
Fully Otamalay	Н	х	х		v	х	х	х	Iliah =	Lliab 7	
Fully Standby	Х	L	^	X	x x	х	х	X	High-Z	High-Z	I _{CCSB} , I _{CCSB1}
Output Disable	L	Н	Н	Н	х	х	х	х	High-Z	High-Z	Icc
Read from SRAM						L	Н		Dout	High-Z	
(WORD mode)	L	н	L	н	Н	Н	L	х	High-Z	Dout	Icc
(WORD mode)						L	L		Dout	Dout	
Write to SRAM						L	Н		Din	x	
(WORD mode)	L	н	Х	L	Н	н	L	х	Х	Din	Icc
(World mode)						L	L		Din	Din	
Read from SRAM (BYTE Mode)	L	н	L	н	L	х	x	A-1	Dout	High-Z	Icc
Write to SRAM (BYTE Mode)	L	н	х	L	L	х	х	A-1	Din	х	Icc

■ ABSOLUTE MAXIMUM RATINGS(1)

SYMBOL	PARAMETER	RATING	UNITS
VTERM	Terminal Voltage with Respect to GND	-0.5 to Vcc+0.5	V
TBIAS	Temperature Under Bias	-40 to +125	°C
Тѕтс	Storage Temperature	-60 to +150	°C
Рт	Power Dissipation	1.0	W
Іоит	DC Output Current	20	mA

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

■ OPERATING RANGE

RANGE	AMBIENT TEMPERATURE	Vcc
Commercial	0 ° C to +70 ° C	1.8V ~ 2.3V
Industrial	-40 ° C to +85 ° C	1.8V ~ 2.3V

■ CAPACITANCE (1) (TA = 25°C, f = 1.0 MHz)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
CIN	Input Capacitance	VIN=0V	6	pF
CDQ	Input/Output Capacitance	VI/O=0V	8	pF

1. This parameter is guaranteed and not tested.



■ DC ELECTRICAL CHARACTERISTICS (TA = 0°C to + 70°C)

PARAMETER NAME	PARAMETER	TEST CONDITIONS		MIN.	TYP. ⁽¹⁾	MAX.	UNITS
VIL	Guaranteed Input Low Voltage (2)		Vcc=2.0V	-0.5		0.6	V
Vih	Guaranteed Input High Voltage (2) Vcc=2.0V		Vcc=2.0V	1.4		Vcc+0.2	V
lıL	Input Leakage Current	rrent Vcc = Max, V _{IN} = 0V to Vcc				1	uA
lor	Output Leakage Current	ent $\frac{V_{CC} = Max, \overline{CE1} = V_{IH}, \text{ or } CE2 = V_{IL}, \text{ or}}{\overline{OE} = V_{IH}, V_{I/O} = 0V \text{ to } V_{CC}}$		1	-	1	uA
Vol	Output Low Voltage	Vcc= max, lo= 1mA		-		0.4	٧
Vон	Output High Voltage	Vcc= Min, Iон= -0.5mA	Vcc=2.0V	1.6	1	1	٧
lcc	Operating Power Supply Current	Vcc= max, $\overline{\text{CE1}}$ =V $^{\text{L}}$ and CE2 = V $^{\text{H}}$, I $^{\text{DQ}}$ = 0mA, F =Fmax $^{(3)}$	Vcc=2.0V	1	-	20	mA
Iccsb	Standby CurrentTTL	ndby CurrentTTL $Vcc= max, \overline{CE1} = V_{H} \text{ or } CE2 = V_{L}, Vcc=2.0V$		1		0.6	mA
I CCSB1	Standby CurrentCMOS	$ \begin{array}{l} \text{Vcc= max,} \overline{\text{CE1}} {\geq} \text{Vcc-0.2V}, \\ \text{or CE2} {\leq} 0.2 \text{V;} \text{V}_{\text{IN}} {\geq} \text{Vcc - 0.2V} \text{ or} \\ \text{V}_{\text{IN}} {\leq} 0.2 \text{V} \end{array} $	Vcc=2.0V	1	0.6	15	uA

^{1.} Typical characteristics are at TA = 25°C.

^{2.} These are absolute values with respect to device ground and all overshoots due to system or tester notice are included.

^{3.} Fmax = $1/t_{RC}$.




■ DATA RETENTION CHARACTERISTICS (TA = 0°C to +70°C)


SYMBOL	PARAMETER	TEST CONDITIONS		TYP. (1)	MAX.	UNITS
$V_{\mathtt{DR}}$	Vcc for Data Retention	$\label{eq:center_constraints} \begin{array}{c} \overline{\text{CE1}} \; \geq \; \text{Vcc - 0.2V or CE2} \; \leq \; 0.2\text{V} \; ; \\ V_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or V}_{\text{IN}} \; \leq \; 0.2\text{V} \end{array}$	1.5			٧
I _{CCDR}	Data Retention Current	$ \begin{array}{c c} \overline{\text{CE1}} \; \geq \; \text{Vcc - 0.2V or CE2} \; \leq \; 0.2\text{V} \\ V_{\text{IN}} \; \geq \; \text{Vcc - 0.2V or V}_{\text{IN}} \; \leq \; 0.2\text{V} \\ \end{array} $		0.4	10	uA
t _{cdr}	Chip Deselect to Data Retention Time	See Retention Waveform	0			ns
t _R	Operation Recovery Time	See Retention wavelorm	T _{RC} (2)			ns

^{1.} Vcc = 1.5V, $T_A = + 25^{\circ}C$

■ LOW V_{CC} DATA RETENTION WAVEFORM (1) (CE1 Controlled)



■ LOW V_{CC} DATA RETENTION WAVEFORM (2) (CE2 Controlled)




^{2.} t_{RC} = Read Cycle Time




■ AC TEST CONDITIONS

Input Pulse Levels	Vcc/0V
Input Rise and Fall Times	5ns
Input and Output	
Timing Reference Level	0.5Vcc

■ AC TEST LOADS AND WAVEFORMS



■ KEY TO SWITCHING WAVEFORMS




■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C, Vcc=2.0V)

READ CYCLE

JEDEC PARAMETER	PARAMETER	DESCRIPTION	BS6	16UV80	21-70	BS616UV8021-10			UNIT
NAME	NAME	220000	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	
t _{avax}	t _{rc}	Read Cycle Time	70	_	_	100	-	_	ns
t _{avqv}	t _{AA}	Address Access Time	_	-	70	-	-	100	ns
t _{e1LQV}	t _{acs1}	Chip Select Access Time (CE1)	_	-	70	-	-	100	ns
t _{e2LQV}	t _{acs2}	Chip Select Access Time (CE2)	_	-	70	-	-	100	ns
t _{ba}	$\mathbf{t}_{_{BA}}$	Data Byte Control Access Time (LB, UB)	_	_	50	_	-	60	ns
t _{glQV}	t _{oe}	Output Enable to Output Valid	_	_	50	_	-	60	ns
t _{elQX}	t _{cLZ}	Chip Select to Output Low Z (CE2, CE1)	10	_	_	15	-	_	ns
t _{be}	t _{be}	Data Byte Control to Output Low Z (LB,UB)	10	_	_	15	-	_	ns
t _{GLQX}	t _{olz}	Output Enable to Output in Low Z	10	_	_	15	_	_	ns
t _{eHQZ}	t _{cHZ}	Chip Deselect to Output in High Z (CE2,CE1)	0	_	35	0	_	40	ns
t _{bdo}	t _{bdo}	Data Byte Control to Output High Z (LB, UB)	0	_	30	0	-	35	ns
t _{GHQZ}	t _{onz}	Output Disable to Output in High Z	0	-	30	0	-	35	ns
t _{axqx}	t _{oh}	Output Disable to Output Address Change	10	-	-	15	_	_	ns



■ SWITCHING WAVEFORMS (READ CYCLE)



- NOTES:
 1. WE is high in read Cycle.
- 2. Device is continuously selected when $\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$.

 3. Address valid prior to or coincident with $\overline{CE1}$ transition low and CE2 transition high.
- 5. Transition is measured \pm 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.




■ AC ELECTRICAL CHARACTERISTICS (TA = 0°C to +70°C, Vcc=2.0V)

WRITE CYCLE

JEDEC PARAMETER	PARAMETER	DESCRIPTION	BS6	16UV8	021-70	BS6	UNIT		
NAME	NAME			TYP.	MAX.	MIN.	TYP.	MAX.	
t _{avax}	t _{wc}	Write Cycle Time	70	-	_	100	-	_	ns
t _{e1LWH}	t _{cw}	Chip Select to End of Write	70	-	_	100	_	_	ns
t _{avwl}	t _{as}	Address Set up Time	0	-	_	0	_	_	ns
t _{avwh}	t _{aw}	Address Valid to End of Write	70	_	_	100	_	-	ns
t _{wlwh}	$\mathbf{t}_{_{WP}}$	Write Pulse Width	50	_	-	70	_	_	ns
t _{whax}	$\mathbf{t}_{_{WR}}$	Write Recovery Time (CE2, CE1, WE)	0	_	_	0	_	_	ns
t _{sw}	$\mathbf{t}_{_{BW}}$	Data Byte Control to End of Write (LB,UB)	60	_	_	80	_	_	ns
t _{wLQZ}	\mathbf{t}_{whz}	Write to Output in High Z	0	_	30	0	_	40	ns
t _{DVWH}	$\mathbf{t}_{_{DW}}$	Data to Write Time Overlap	30	_	_	40	_	_	ns
t _{whox}	t _{DH}	Data Hold from Write Time	0	_	_	0	_	_	ns
t _{GHQZ}	t _{oHZ}	Output Disable to Output in High Z	0	_	30	0	_	40	ns
t _{whqx}	\mathbf{t}_{ow}	End of Write to Output Active	5	_	_	10		_	ns


■ SWITCHING WAVEFORMS (WRITE CYCLE)

WRITE CYCLE1 (1)





WRITE CYCLE2 (1,6)




NOTES:


- 1. WE must be high during address transitions.
- 2. The internal write time of the memory is defined by the overlap of CE2, $\overline{\text{CE1}}$ and $\overline{\text{WE}}$ low.
 - All signals must be active to initiate a write and any one signal can terminate
 - a write by going inactive. The data input setup and hold timing should be referenced to the second transition edge of the signal that terminates the write.
- 3. Two is measured from the earlier of CE2 going low, or CE1 or WE going high at the end of write cycle.
- 4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.
- 5. If the CE2 high transition or CE1 low transition or LB, UB low transition occurs simultaneously with the WE low transitions or after the WE transition, output remain in a high impedance state.
- 6. \overline{OE} is continuously low ($\overline{OE} = V_{IL}$).
- 7. Dout is the same phase of write data of this write cycle.
- 8. Dout is the read data of next address.
- 9. If CE2 is high or CE1 is low during this period, DQ pins are in the output state. Then the data input signals of opposite phase to the outputs must not be applied to them.
- 10. Transition is measured± 500mV from steady state with CL = 30pF as shown in Figure 1B. The parameter is guaranteed but not 100% tested.
- 11. Tow is measured from the later of CE2 going high or CE1 going low to the end of write.



■ ORDERING INFORMATION




■ PACKAGE DIMENSIONS



- 1: CONTROLLING DIMENSIONS ARE IN MILLIMETERS. 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT. 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.


N	D	E	D1	E1	е		
48	10.0	8.0	5.25	3.75	0.75		



48 mini-BGA (8 x 10mm)




■ PACKAGE DIMENSIONS (continued)



48 mini-BGA (9 x 12mm)

- 2: CONTROLLING DIMENSIONS ARE IN MILLIMETERS. 2: PIN#1 DOT MARKING BY LASER OR PAD PRINT. 3: SYMBOL "N" IS THE NUMBER OF SOLDER BALLS.

N	D	Е	D1	E1	е
48	12.0	9.0	5.25	3.75	0.75





REVISION HISTORY

2.2	2001 Data Sheet release	Apr. 15, 200	01	_
Revision	Description	Date	Note	