Manufacturer
Unknown
File Size
58.8 KB
Updated
Oct 22, 2025, 03:25 PM
Our procurement experts can help you find the best options and pricing.
Discover drop-in replacements and equivalent components
Get current stock levels and competitive quotes
Expert guidance on specifications and compatibility
Email us directly
support@all-datasheet-pdf.com
Response time: Typically within 24 hours during business days
Loading PDF...
Pages: 3
2383BSâWLANâ01/04 Features â˘Wireless Interface Following the IEEE 802.11b Standard â˘Two Ethernet MAC Units (EMU) Interfaces with 10/100 Mbits Ethernet Physical Layer Transceivers through Standard MII Ports â˘Dual ARM7TDMI ÂŽ RISC Processor Architecture â˘Inter-networking ARM7TDMI (INWARM) with 16 Kbytes Program and Data Cache Controls the Ethernet MAC Units and Provides the Bridging Functions between Ethernet and Wireless Interfaces â˘WLAN ARM7TDMI (WLANARM) with a Dedicated 32 Kbytes Program Memory Coordinates the 802.11b MAC Functionality â˘802.11b MAC Unit with 512-byte Transmit and 128-byte Receive FIFOs â˘SDRAM Interface Supporting up to 256 MBytes of External Memory Shared between Both Processors â˘32-bit DMA Channels Are Used for Data Packet Transfers between the SDRAM and the MAC Units â˘Enciphering/Deciphering of Wireless Data On-the-fly Ensures Maximum Privacy of Data â˘SPI Interface and Eight GPIO Pins that Can Be Used As Slave-Select Pins â˘A Bootstrap ROM Is Used in the Initialization Phase by the WLAN ARM ÂŽ to Execute a Code Downloading Procedure from an SPI Flash to Its Internal Program Memory â˘UART with 16-byte Receive and Transmit FIFO and Programmable Baud Rate up to 921 Kbaud â˘Supports 802.1f (IAPP) and Tap-Dance ⢠(Atmel proprietary roaming protocol) â˘2.5 V for Core and 3.3 V for I/O â˘Different Packages, Depending on the Requirements Block Diagram Inter-networking ARM Core (INWARM) Decoder/Arbiter/ Bridge #2 Timers, Interrupt Controller #2 Cache Memory External Memory Interface Internal Memory #1 Common Memory Interface Controller WLAN ARM Core (WLANARM) Decoder/Arbiter/ Bridge #1 Timers, Interrupt Controller #1 Ethernet Processor 0 MAC Support Unit (MSU) Ethernet Processor 1 UART SPI Dual Ethernet to IEEE 802.11b WLAN Bridge- on-a-Chip (DEW-B) AT76C511 Summary Note: This is a summary document. A complete document is available under NDA. For more information, please con- tact your local Atmel sales office.
We can help you confirm compatible replacements, availability, and pricing. Use the options below to reach our team.